DFT Tips for implementing Boundary Scan in your design.
The following are general rules and recommendations that we have acquired over the past
20 years of involvement with Boundary Scan.  These are excellent general rules to follow.
Click on the Link below, for your area of interest.
Scan_Control_Signals etc...
Test_Coverage_Tips
Memory_Testing_with_Scan
Flash_Testing_with_Scan
Clocks_and_Resets_with_Scan
I2C_Testing_with_Scan
PLEASE NOTE : The download-able PDF files below are provided free of charge.  
Under agreement with the author, Dr. R.G. "Ben" Bennetts, they are password
protected.  To obtain the password, send an email request to
(administrator@JEK-Tech.com) with your;

1) Name:
2) Job Function:
3) Company Name:
4) Why you want access to the guidelines:
5) Who else will see the guidelines:
6) How you found out about these guidelines (Google, recommendation, etc)

These documents remain the Copyright ©2007 of Bennetts Associates.
Chip DFT Guidelines
Board DFT Guidelines 1
Board DFT Guidelines 2
Board DFT Guidelines 3
Board DFT Assessment v2-4
Have a question area? Tell Us, we'll answer
Copyright ©2008 JEK Technical Services, LLC.
DFT Tips
Information on this page is provided free of charge and is subject to the Legal Notices
posted on this website.